

INTERRUPT SCHEME FOR AN INPUT/OUTPUT DEVICE
Inventors: Gary Tsao, et al.
Docket No.: P19002
Sheet 1/16




FIG. 1

INTERRUPT SCHEME FOR AN INPUT/OUTPUT DEVICE

Inventors: Gary Tsao, et al.

Docket No.: P19002

Sheet 2/16




FIG. 2

INTERRUPT SCHEME FOR AN INPUT/OUTPUT DEVICE

Inventors: Gary Tsao, et al.

Docket No.: P19002

Sheet 3/16




FIG. 3

INTERRUPT SCHEME FOR AN INPUT/OUTPUT DEVICE

Inventors: Gary Tsao, et al.

Docket No.: P19002

Sheet 4/16




FIG. 4

INTERRUPT SCHEME FOR AN INPUT/OUTPUT DEVICE

Inventors: Gary Tsao, et al.

Docket No.: P19002

Sheet 5/16




FIG. 5




FIG. 5A

INTERRUPT SCHEME FOR AN INPUT/OUTPUT DEVICE

Inventors: Gary Tsao, et al.

Docket No.: P19002

Sheet 7/16




FIG. 5B




FIG. 6

INTERRUPT SCHEME FOR AN INPUT/OUTPUT DEVICE

Inventors: Gary Tsao, et al.

Docket No.: P19002

Sheet 9/16

700

710 720

Message Vector Mapping Structure

| Function/ Event Code | Processor 0 | | Processor 1 | Processor 2 | ... | Processor N |
|-------------------------|---------------------------------------|----------------------|-------------|-------------|-----|-------------|
| RDMA | Event Data Structure Identifier | Vector Identifier | | | | |
| Channel | ... | ... | | | | |
| Global | ... | ... | | | | |
| MGMT trap | ... | ... | | | | |

730 740

FIG. 7

INTERRUPT SCHEME FOR AN INPUT/OUTPUT DEVICE

Inventors: Gary Tsao, et al.

Docket No.: P19002

Sheet 10/16

850

860

870

Message Vector Mapping Structure

| Function/ Event Code | Processor 0 | | Processor 1 | Processor 2 | ... | Processor N |
|------------------------------------------------------|---------------------------------------|----------------------|-------------|-------------|-----|-------------|
| RDMA TX | Event Data Structure Identifier | Vector Identifier | | | | |
| RDMA RX | Event Data Structure Identifier | Vector Identifier | | | | |
| Channel TX | ... | ... | | | | |
| Channel RX | ... | ... | | | | |
| Global - General Purpose I/O (GPIO) Interrupts | ... | ... | | | | |
| Global - Errors | ... | ... | | | | |
| MGMT trap | ... | ... | | | | |

880

890

FIG. 8

INTERRUPT SCHEME FOR AN INPUT/OUTPUT DEVICE

Inventors: Gary Tsao, et al.

Docket No.: P19002

Sheet 11/16




FIG. 9

INTERRUPT SCHEME FOR AN INPUT/OUTPUT DEVICE

Inventors: Gary Tsao, et al.

Docket No.: P19002

Sheet 12/16




FIG. 10

INTERRUPT SCHEME FOR AN INPUT/OUTPUT DEVICE

Inventors: Gary Tsao, et al.

Docket No.: P19002

Sheet 13/16




FIG. 10A

INTERRUPT SCHEME FOR AN INPUT/OUTPUT DEVICE

Inventors: Gary Tsao, et al.

Docket No.: P19002

Sheet 14/16




FIG. 10B




FIG. 11




FIG. 12